An improved testing scheme for catastrophic fault patterns
نویسندگان
چکیده
In a linear array of processors, a single faulty element in any location is sufficient to stop the flow of information from one side to the other. A common approach for achieving fault tolerance in such systems is through the incorporation of redundant links in a regular fashion. These links (called bypass links) can be activated in a reconfiguration phase to bypass faulty elements. There are some inherent limits in this approach. In particular, there are sets of faults occurring in strategic locations which affect the entire system in an unrepairable way, regardless of the amount of redundancy, and cannot be overcome by any clever reconfiguration process, see [7]. These sets of faults are called Catastrophic Fault Patterns (CFP) and have been extensively studied in the literature [1,2,4–6,8, 10]. The rather intuitive guess that any cut set is a CFP is unfortunately incorrect; on the contrary, they have a rather interesting structure with non-trivial symmetries
منابع مشابه
Characterization, testing and reconfiguration of faults in mesh networks
Achieving fault-tolerance through incorporation of redundancy and reconfiguration is quite common. The distribution of faults can have several impacts on the effectiveness of any reconfiguration scheme; in fact, patterns of faults occurring at strategic locations may render an entire VLSI system unusable regardless of its component redundancy and its reconfiguration capabilities. Such fault pat...
متن کاملDetection of Single and Dual Incipient Process Faults Using an Improved Artificial Neural Network
Changes in the physicochemical conditions of process unit, even under control, may lead to what are generically referred to as faults. The cognition of causes is very important, because the system can be diagnosed and fault tolerated. In this article, we discuss and propose an artificial neural network that can detect the incipient and gradual faults either individually or mutually. The mai...
متن کاملA Pre-Simulation Measure of D.C. Design-for-Testability Fault Diagnosis Quality
Equivalent faults inhibit fault diagnosis by producing indistinguishable test metric measurements. Removal of conditions causing the equivalence in response exhibited by such faults is necessary if fault diagnosis quality is to be improved. As Design-for-Testability methodology aims to deliver a degree of fault diagnosis substantially greater than that obtainable testing unassisted by on-chip t...
متن کاملA Fault Signature Characterization Based Analog Circuit Testing Scheme and the Extension of IEEE 1149.4 Standard
SUMMARY An analog circuit testing scheme is presented. The testing technique is a sinusoidal fault signature characterization, involving the measurement of DC offset, amplitude, frequency and phase shift, and the realization of two crossing level voltages. The testing system is an extension of the IEEE 1149.4 standard through the modification of an analog boundary module, affording functionalit...
متن کاملA design for testability technique for mixed-signal differential circuits
In this paper a new DFT scheme is proposed suitable for testing Mixed signal differential circuits. The proposed testing-scheme is capable of detecting single catastrophic faults injected into the circuit under test. These faults can be either shorts and opens or bridgings between non contiguous nodes of the circuit. The test result is provided by a digital Fail/Pass indication signal. Exhausti...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- Inf. Process. Lett.
دوره 73 شماره
صفحات -
تاریخ انتشار 2000